Jayaram Bhasker
![]() |
Static Timing Analysis for Nanometer Designs: A Practical Approach
by
6 editions
—
published
2009
—
|
|
![]() |
Verilog Hdl Synthesis: A Practical Primer
—
published
1998
|
|
![]() |
A Verilog HDL Primer
5 editions
—
published
1997
—
|
|
![]() |
A VHDL Primer
7 editions
—
published
1992
—
|
|
![]() |
A SystemC Primer
3 editions
—
published
2004
—
|
|
![]() |
A Guide to Vhdl Syntax: Based on the New IEEE Std 1076-1993
—
published
1994
|
|
![]() |
A VHDL Synthesis Primer
7 editions
—
published
1996
—
|
|
![]() |
VHDL言語入門―ハードウェア記述言語によるロジック設計マスタリング
|
|
![]() |
A Guide to VHDL Syntax (Prentice Hall Series in Innovative Technology) by Jayaram Bhasker (1994-11-03)
|
|
![]() |
A Verilog HDL Primer by J Bhasker (1997-03-01)
by |
|
Is this you? Let us know. If not, help out and invite Jayaram to Goodreads.